Silicon nitride thin film dielectrics are used in capacitive radio frequency micro-electromechanical systems (MEMS) switches since they provide a low insertion loss, good isolation, and low return loss. The lifetime of these switches is believed to be adversely affected by charge trapping in the silicon nitride. The goal of this research was to characterize Si 3 N 4 -based MIM (Metal-Insulator-Metal) capacitors to describe the mechanisms responsible for the conduction and trapping behaviour in MEMS switches. The silicon nitride films were deposited by ICP chemical vapour deposition at room temperatures. The upper Si 3 N 4 layer was removed by the reactive ion etching process (RIE) in order to provide contact paths to the bottom electrode. In the near-stoichiometric films, different electrical characterizations were performed to study dependence of the leakage current on different electrical parameters. It was concluded that the Poole-Frenkel mechanism dominated the conduction in the silicon nitride films at high fields.
Introduction
Microelectromechanical systems (MEMS) capacitive switches provide advantages of small size, high isolation, low insertion loss and low power consumption. However, their commercialization is still delayed by reliability problems. One of the problems that continue to exist in the widely-used Si 3 N 4 dielectric of these devices is charge trapping, which results in stiction. Studying the charge transport phenomena in the MIM (metal-insulator-metal) capacitor is a practical approach to investigating the charge trapping problem. The aim of our work is to investigating charge trapping in the silicon nitride dielectric of capacitive MEMS switches via the study of the current transport in MIM capacitors. To realize this objective, the conduction mechanisms were studied to understand the mechanisms governing leakage currents in the dielectric silicon nitride film. The following study presents relevant background information of experimental processes by which the films were prepared and characterized, as well as a discussion of the measured experimental results.
Fabrication flow
2 p-type 100 silicon wafers with resistivity of 1-10 cm were used as substrate. After standard RCA cleaning, a 100 nm SiO 2 film was grown on the Si substrate by dry oxidation, at a furnace temperature of 1050 • C for 104 minutes. The intention of oxide layer is to ensure isolation of devices from the silicon substrate. A 100 nm aluminium film was deposited by thermal evaporation coater onto the SiO 2 /Si substrate to serve as the bottom electrode. The silicon nitride film, with a thickness of 100 nm, was deposited with the inductively coupled plasma chemical vapour deposition (ICP-CVD) system using a SiH 4 /N 2 /Ar mixture. The flow rates of SiH 4 , N 2 and Ar were fixed at 13.5, 11, and 40 sccm, respectively. The deposition was carried out at room temperature (28 • C) while the chamber pressure was maintained at 4.1 mtorr. RF and ICP Powers were maintained at 40 W and 1000 W respectively. The ICP-CVD deposition system, shown schematically in Fig. 1 , is Plasmalab System 100 ICP180 from Oxford Instruments Plasma Technology.
The film deposited was characterized for refractive index and deposition rate by SENTECH ellipsometer which were measured as 2.019 and 18.945 nm/min respectively. To complete the layered structure, aluminium film (100 nm) was deposited as the top electrode. The top metal is patterned using photolithography to fabricate MIM devices. Contact to bottom metal layer is achieved by creating windows through silicon nitride layer by selective reactive ion etching (RIE). The process is carried out using gas mixture of CF 4 and CHF 3 maintaining a ratio of 10:25 for 5 min to etch 100 nm thick silicon nitride.
Experimental results
Literature survey revealed that extensive reliability testing is still needed to evaluate standard reliability issues such as tunnelling, charge trapping, and breakdown strength, etc. (de Groot et al., 2009 ). The fabricated test structures were subjected to different electrical characterizations such as study of current-voltage (IV), capacitance-voltage (CV), current-time (IT) and voltage-time (VT) characteristics of the devices under normal and stressed conditions. The reliability of the devices is narrowly studied by performing constant current stress (CCS) and constant voltage stress (CVS) analysis. We also studied the surface roughness of different layers of MIM test structure to map the device performance with the surface topology. The roughness parameters were analyzed using atomic force microscope (AFM) images. Results from these characterizations must be interpreted in some useful conclusions to minimize the charge trapping effect in dielectric and thus improve the MEMS switch reliability.
Capacitance v/s voltage characteristics
In order to study silicon nitride properties we measured capacitance of the fabricated test structures. The capacitance of the devices remains constant irrespective to the change in voltage. Considering the capacitance measured and the dimensions of fabricated test structure, the relative permittivity of ICPCVD deposited silicon nitride is calculated as εr = 7.5. This result matches the expected value calculated with reference to initial literature survey (Sah, 2005) . Different devices on same substrate show small variation in measured capacitance, these small variations in capacitance value can be justified with consideration of surface roughness of dielectric causing increase in effective area of the dielectric surface. The surface roughness of silicon nitride film for a scan area of 5 m was observed as 2.835 nm (rms value) using atomic force microscopy. Ideally there should not be any current in the test structure, but as seen in Fig. 1 , very small current flows through the test structure. This negligible current continues to flow in the dielectric till dielectric breakdown occurs. As soon as breakdown voltage is reached, the current increases abruptly.
Current v/s voltage characteristics
The breakdown voltage of the test structure is seen to be around 36 V as shown in Fig. 2 . The expected breakdown voltage of device was calculated to exceed 30 volts. These calculations are based on the study of the breakdown voltage of silicon nitride films for different film deposition conditions (Thomas, 2010) (Fig. 4) . Table 1 shows the effect of deposition temperature on the breakdown voltage of ICP-CVD silicon nitride films. We deposited silicon nitride films at room temperature. Therefore selecting the encircled values are shown in Table 2 for our calculation.
Using the voltage field relations The calculations are as below:
Therefore,
The observed current vs voltage curves can be divided into several distinct regions that can be associated with different mechanisms of electron conduction. The linear region in the high electrical field can be interpreted by the synergistic effect of Schottky and Frenkel-Poole electron emissions. The Frenkel-Poole emission is due to the field-enhanced thermal excitation of trapped electrons into conduction bands. It has the following expression: where φ B is the barrier height at the silicon/dielectric interface and ε is the insulator permittivity (Xu et al., 2009 ). According to this equation, for Frenkel-Poole emissions, the logarithm of the current density will have a nearly linear relationship with a square root of the electrical field. Hence in order to observe this effect we converted the measured values of current and voltage into natural log of current density and square root of electrical field respectively. Afterwards the graph between these two parameters was plotted, which shows the following result (Fig. 5) .
As observed in the graph, at higher electric fields both of the parameters follow a linear relationship hence it can be concluded that Frenkel-Poole is the dominant current control mechanism in ICPCVD films at higher electric fields.
Current v/s voltage characterization with temperature variations
Here we performed simple current v/s voltage characterization but at different temperatures. The temperature range varies from room temperature to 120 • C in discrete temperature steps. It was observed that at any given voltage, the increase in temperature causes the current to increase. These variations can be observed in the following IV plot (Fig. 6 ). Different authors have shown the effect of shift in pull in voltage of MEMS switches at varying temperature (Zhu et al., 2003) . The elevated temperature also resulted in early breakdown of devices. The above characterization helped us design a switch with actuation voltage within the breakdown limits of Si 3 N 4 . In the next set of characterization the devices were subjected to stress conditions.
Constant current stressing
The samples were characterized with constant current stressing. This technique is very helpful in studying the behaviour of the dielectric when current actually flows through the device i.e. when the charges can tunnel into the dielectric. Initially the devices were stressed with constant current of 1 nA. The applied current resulted in exponential increase in voltage across the device. For 1 nA of current stress the exponential rise in voltage is from initial 0 V to final constant value of about 20 V. The charge stored in the dielectric on application of stress resulted in shifting of IV plot from the original non-stressed IV characteristics. These trapped charges were found to be a function of time. With provision of some relaxation time for the charges to get detrapped from the dielectric we were able to recover the original IV characteristics. The plot below shows the comparison of fresh, stressed and relaxed current voltage plot for a give device (Fig. 7) .
The study was initialized with measurement of the IV curve of the fresh device i.e. before stressing. Then the device was stressed with constant current of 1 nA for 100 s duration and again IV plot was remeasured. It is seen from the graph that the IV curve shifted down after stress. In other words, the current reduced after the stress cycle. By stressing the device with positive constant current the IV shifted down. This is the indication of trapped charge carriers in the dielectric. The charges trapped in the dielectric due to positive current stressing oppose the flow of current due to positive voltage. That is why the IV curve shifts down for same value of applied voltage. By providing the stressed device some relaxation time it was observed that the shift in current can be recovered. The devices were provided relaxation of 5 min. It has been observed that the current recovered back close to its initial value after relaxation.
The corresponding voltage v/s time plot for each stress is shown in Fig. 8 . On stressing the device with positive current, the voltage across the device initially increases and then settles to a constant value with respect to time. The voltage across device remains constant.
We stressed devices for different values of stress currents and have seen that the resulting plots show sharper rises to attend a constant value as we increase the stress current. For higher stress current devices settle to a higher constant voltage. Fig. 9 gives a comparison of different current stresses.
Increased stress current results in increase in trapped charges. Fig. 10 shows the IV comparisons for 10 nA current stress.
From comparison of current stressing results it can be observed that the trapped charge density is more after application of increased stress current indicated by larger shift in IV curve. 
Constant voltage stressing
The plots of current v/s time showed that the current through devices decreases exponentially with increase in time and finally attend a constant negligible value. Fig. 11 shows one such IT plot for a constant voltage bias of 15 V.
The device was stressed with 15 V voltage bias for 7 min and corresponding current v/s time plot before and after stress was plotted. It is observed that the restressing stressed device shifts the IT curve upwards. That means the current takes more time to settle down. The stressed devices were allowed to relax for 2 min and again the IT characteristics were observed by applying same 15 V voltage bias. It was observed that once we allow the devices to relax the current curve shifts down from the stressed value and matches the unstressed values. The plot below shows a comparison between these values (Fig. 12) .
The IV shifts for the voltage stressing are same as those observed in the case of constant current stressing; one such plot is as shown in Fig. 13 . From all the above characterizations it is evident that charge trapping in dielectric is a dominant phenomenon that can produce large changes in the device operating parameters. 
Characterization with digital signals
After characterizing the device for conventional voltage and current sources; we applied 10 V pulse to the test structure so that immediate effect of charge trapping can be observed. Fig. 14 shows the current plot for the applied voltage pulse.
The initial part of the plot shows charging of test capacitor; as the capacitor gets charged to a fixed value the current flowing through device settles to a much lesser value. From the later part of the plot shows the device discharge as soon as the falling edge of pulse occurs. The magnitude of reverse current is in picoamperes which can produce large changes in operating conditions. Next, to observe the ageing effect, the test structure was applied square wave of 10 V peaks. The plot observed is as shown in Fig. 15 . Here we observed fall in positive peaks and rise in negative peaks with every next wave pulse. Hence we can conclude that there is accumulation of negative charges in the dielectric which is causing the fall in height of positive peaks. Hence when larger are the switching activities experienced by the devices, greater are the number of traps associated with dielectric. This result verifies the simulation based conclusions observed in literature survey (Dekate et al., 2010) . The effect of dielectric charging reduces if the devices are allowed relaxation time as observed in stressbased characterization and reported by authors using different quantitative measures (Zaghloul et al., 2010) . During characterization it was also observed that the effect of dielectric charging can be minimized even faster if opposite voltage of small magnitude is applied to devices during the device relaxation time.
Conclusions
A thin film ICPCVD deposited silicon nitride dielectric capacitors were developed and characterized. The deposited films can withstand high electric fields of nearly 3 MV/cm. It was also observed that at higher electric fields, natural log of current density and square root of electrical field follow a linear relationship hence it can be concluded that Frenkel-Poole is the dominant current control mechanism in ICPCVD films at higher electric fields. Breakdown of silicon nitride is temperature dependent. At higher temperatures dielectric breakdown occurs at lower temperature, therefore actuation voltage of switch must be properly designed considering all operating conditions of the switch. From different stressing results, it is evident that charge trapping in dielectric is a dominant phenomenon that can produce large changes in the device operating parameters. Time relaxation of devices minimizes the effect of trapped charges. As MEMS devices are gaining more momentum into commercial domain, there is still scope for basic research which can help other researchers for comparative research and future innovations.
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